This chapter expands the pipeline CPU’s instruction set to include arithmetic, multiply/divide, branch, and memory access instructions. It explains integrating Xilinx IP cores for multipliers/dividers and modifying the datapath for new instructions like slt, andi, and blt. Challenges in timing adjustments and control signal generation are addressed. Tasks involve adding instructions and validating their functionality through simulation and FPGA testing.