This paper presents a Digital Twin-based teaching platform that supports the main hardware courses for undergraduate education. It is part of “The 101 Plans” initiative, which aims to unify and improve computer hardware experimental courses. We develop a Digital Twin platform and a series of RISC-V-based courses on computer organization and system architecture. The platform supports hybrid teaching with physical experiment board and a Digital Twin client when the physical boards are not in hands. This setup overcomes equipment constraints, allowing for centralized hardware management and improved maintenance and efficiency. The platform can support hardware courses from digital circuits to CPU design and CPU performance optimization and finally covers System-on-Chip (SoC) development and operation system booting. We have written a series of detailed experimental guides for these courses. It combines clear instructional guidance with carefully designed problems. Some engineering challenges are intentionally required to encourage independent problem-solving and deeper hands-on engagement. The platform has been granted three patents and serves as the official competition platform for the RISC-V Cup track of the 2025 China College IC Competition. A pilot run of the Computer Organization course at Beijing Jiaotong University this year received positive student feedback and demonstrated effective learning outcomes.

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

A Unified Digital Twin Platform for the Experiment Education of “The 101 Plans” Hardware Courses

  • Yu Huang,
  • Zonghui Li,
  • Ke Xiong,
  • Ziyao Shen

摘要

This paper presents a Digital Twin-based teaching platform that supports the main hardware courses for undergraduate education. It is part of “The 101 Plans” initiative, which aims to unify and improve computer hardware experimental courses. We develop a Digital Twin platform and a series of RISC-V-based courses on computer organization and system architecture. The platform supports hybrid teaching with physical experiment board and a Digital Twin client when the physical boards are not in hands. This setup overcomes equipment constraints, allowing for centralized hardware management and improved maintenance and efficiency. The platform can support hardware courses from digital circuits to CPU design and CPU performance optimization and finally covers System-on-Chip (SoC) development and operation system booting. We have written a series of detailed experimental guides for these courses. It combines clear instructional guidance with carefully designed problems. Some engineering challenges are intentionally required to encourage independent problem-solving and deeper hands-on engagement. The platform has been granted three patents and serves as the official competition platform for the RISC-V Cup track of the 2025 China College IC Competition. A pilot run of the Computer Organization course at Beijing Jiaotong University this year received positive student feedback and demonstrated effective learning outcomes.