To address the increasing demand for high power density and cost-effective voltage regulator modules (VRMs) in modern data centers, this paper proposes a multi-resonant cascaded interleaved switched-capacitor topology. The proposed topology is capable of stepping down the input voltage from 48 V to 8 V. It integrates a 2-to-1 front stage with a 3-to-1 rear-stage resonant network, where both stages actively participate in resonance, enhancing converter efficiency. The converter can operate in either Zero-Voltage Switching (ZVS) mode. Under ZVS operation, most of the switching devices achieve zero-voltage turn-on, effectively reducing switching losses and enabling high-frequency operation. Based on comprehensive theoretical analysis and design considerations, a hardware prototype is implemented to validate the proposed topology. Experimental results show that the power density of the prototype reaches 371 W/in3, while maintaining a peak efficiency of over 96.56%, providing a reference for the design of high-power density switched capacitor converter.

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

A High-Performance Cascaded Switched Capacitor Converter for 48 V-to-8 V in Data Centers

  • Yue Li,
  • Yueshi Guan,
  • Xiang Li,
  • Yijie Wang,
  • Dianguo Xu

摘要

To address the increasing demand for high power density and cost-effective voltage regulator modules (VRMs) in modern data centers, this paper proposes a multi-resonant cascaded interleaved switched-capacitor topology. The proposed topology is capable of stepping down the input voltage from 48 V to 8 V. It integrates a 2-to-1 front stage with a 3-to-1 rear-stage resonant network, where both stages actively participate in resonance, enhancing converter efficiency. The converter can operate in either Zero-Voltage Switching (ZVS) mode. Under ZVS operation, most of the switching devices achieve zero-voltage turn-on, effectively reducing switching losses and enabling high-frequency operation. Based on comprehensive theoretical analysis and design considerations, a hardware prototype is implemented to validate the proposed topology. Experimental results show that the power density of the prototype reaches 371 W/in3, while maintaining a peak efficiency of over 96.56%, providing a reference for the design of high-power density switched capacitor converter.