This chapter introduces a low-power dynamic CMOS comparator designed using 180 nm, 90 nm, 45 nm, and 22 nm technology, operating at varying voltages. We employ circuit-level techniques such as LECTOR, GALEOR, ONOFIC (On-Off logic circuit), LCNT (Leakage Control NMOS transistor), and LCMT (Leakage Control Multi-threshold Transistors) to achieve optimal performance. Introducing leakage transistors within the pull-up and pull-down networks eliminates critical paths and significantly reduces leakage current compared to traditional designs. In addition to traditional CMOS technology, the techniques can be utilized for their superior control over short-channel effects and reduced leakage. By integrating LECTOR, GALEOR, ONOFIC, LCNT, and LCMT techniques with dynamic comparator, we achieve better subthreshold leakage control and overall performance. The comparator is evaluated for power consumption, delay, and power dissipation products showing significant improvements over existing designs, making it highly efficient for low-power, high-speed applications.

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Comparison and Analysis of Dynamic Comparator Using Different Novel Techniques with 45 nm and 22 nm Technologies

  • K. L. V. Ramana Kumari,
  • G. Shanthi,
  • S. Naga Leela

摘要

This chapter introduces a low-power dynamic CMOS comparator designed using 180 nm, 90 nm, 45 nm, and 22 nm technology, operating at varying voltages. We employ circuit-level techniques such as LECTOR, GALEOR, ONOFIC (On-Off logic circuit), LCNT (Leakage Control NMOS transistor), and LCMT (Leakage Control Multi-threshold Transistors) to achieve optimal performance. Introducing leakage transistors within the pull-up and pull-down networks eliminates critical paths and significantly reduces leakage current compared to traditional designs. In addition to traditional CMOS technology, the techniques can be utilized for their superior control over short-channel effects and reduced leakage. By integrating LECTOR, GALEOR, ONOFIC, LCNT, and LCMT techniques with dynamic comparator, we achieve better subthreshold leakage control and overall performance. The comparator is evaluated for power consumption, delay, and power dissipation products showing significant improvements over existing designs, making it highly efficient for low-power, high-speed applications.