When the device is manufactured, lot of analysis is done to check if the modelled input output function resembles to the design on the silicon. Also, manufacturing defects needs to be checked to ensure design Is implemented as required. That’s why this design verification step is a critical one in VLSI design. Chapter discusses about. Techniques used for efficient testing and verification method of the design which was fabricated. This chapter surveys various studies That can detect faults and minimise deviation from the Frontend model and the fabricated design. Such method discussed here is analysis and detection of open gate defects in redundant structures of FinFET SRAM cell, test set construct process for multi missing gate defects in reversible circuits, improved pseudo random fault coverage through inversions. In line is using automation and artificial intelligence to improve the process of verification for multiple FGPA platforms. It’s a process which returns an error code by using neural networks and logic built-in self-test (LBIST). Point is to increase the effectiveness of test content to save time using techniques such as test content compression for scan architecture using modified shuffled shepherd optimization and speed up testing by using probabilistic merit indicators.