Modern world integrated circuits are tightly constrained by their power dissipation. Ask process node shrinks day by day we are working in smaller Micron levels. Now the integrated circuits are not only limited by the functionality, but also by the power they dissipate while functioning and in idle mode. This chapter majorly focuses on power minimization and power related synthesis which can help reduce power consumption in integrated circuit design. The techniques discussed in this chapter range from low voltage distribution and high impedance fault detection in connection with high level power Estimation techniques. Fine-grained power modelling of multicore processors, High level power estimation technique in embedded hardware, Fast macro model for substrate in mixed signal VLSI design, Low voltage distribution network technology identification and high impedance fault detection in Power Distribution grid systems are the techniques discussed in this chapter.