As a potent DSP technology, multirate DSP allows for inexpensive digital filter implementations, and it is extensively used for satisfying the sampling rates of various systems. An assortment of state-of-the-art digital signal processing (DSP) methods are at your disposal for optimizing multirate digital filters, including retiming, parallel processing, pipelining, folding, unfolding, and polyphase decomposition. This work presents new multirate filter designs that provide high computation rates, throughputs, and speeds by using a variety of optimization strategies. In order to reach the spartan-6 xc6slx150T-4fgg676 Field Programmable Gate Array device, decimation filters use multirate filter topologies and the Xilinx System Generator. It is observed that the speed is increased by 135 MHz for the transpose pipelined decimation filter as compared to simple decimation filter in average. Due to the parallelism property of polyphase decomposed structures, the throughput and computation rate are found maximum in case of efficient polyphase decimation filter structure. It has been observed that the polyphase decomposition technique enhances the average throughput and computation rate of the simple decimation filter by almost 14MSPS and 345 MMACPS, respectively.

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Design, Development, and Performance Investigations of Highly Efficient Multirate Filter Structures For Reconfigurable Hardware Implementations

  • Gopal S. Gawande,
  • Virendra Shete,
  • Maheshkumar Kolekar,
  • Sachin Takale,
  • Sanjaykumar Nipanikar

摘要

As a potent DSP technology, multirate DSP allows for inexpensive digital filter implementations, and it is extensively used for satisfying the sampling rates of various systems. An assortment of state-of-the-art digital signal processing (DSP) methods are at your disposal for optimizing multirate digital filters, including retiming, parallel processing, pipelining, folding, unfolding, and polyphase decomposition. This work presents new multirate filter designs that provide high computation rates, throughputs, and speeds by using a variety of optimization strategies. In order to reach the spartan-6 xc6slx150T-4fgg676 Field Programmable Gate Array device, decimation filters use multirate filter topologies and the Xilinx System Generator. It is observed that the speed is increased by 135 MHz for the transpose pipelined decimation filter as compared to simple decimation filter in average. Due to the parallelism property of polyphase decomposed structures, the throughput and computation rate are found maximum in case of efficient polyphase decimation filter structure. It has been observed that the polyphase decomposition technique enhances the average throughput and computation rate of the simple decimation filter by almost 14MSPS and 345 MMACPS, respectively.