Scholarlink

In this section, the verification of full counters is viewed as a first case study on the PFV of sequential circuits. A model checking variant aimed to decrease the resource demands is introduced and then applied to full counters. This application is analyzed with respect to the required resources.

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Verification of Full Counter Circuits

  • 章节

  • 发表日期：

    2026年

查看全文
  • Caroline Dominik

摘要

In this section, the verification of full counters is viewed as a first case study on the PFV of sequential circuits. A model checking variant aimed to decrease the resource demands is introduced and then applied to full counters. This application is analyzed with respect to the required resources.