Efficient performance analysis and software-hardware decoupling are crucial for evaluating future communication technologies. However, current general-purpose processors fail to fully leverage the synergistic computational capabilities of the Central Processing Units (CPUs) and Graphics Processing Units (GPUs) when evaluating the performance of wireless protocol stacks, resulting in inefficient processing of compute-intensive tasks and an inability to meet the high-throughput demands of real-time scenarios. To address this issue, this paper proposes a pipeline parallel processing architecture based on CPU-GPU coordinated scheduling. During the pipeline parallel processing of multiple data frames, this architecture intelligently assigns computational tasks to the most suitable processing unit based on real-time load and processing unit structures, thereby improving processing efficiency, reducing power consumption, and enhancing overall system performance. Experimental results indicate that on the mid-range heterogeneous platform, the pipeline parallel architecture achieves a 172.15% throughput enhancement and a 63.26% latency reduction; on the high-end platform, it attains a 326.32% throughput enhancement and a 76.54% latency reduction, demonstrating robustness across hardware levels. These improvements alleviate the bottlenecks of existing Software-Defined Radio (SDR) simulation architectures.