Nowadays most commonly used technology for communication is the narrowband technology, which got less accuracy over tracking of precise location and more chances of signal interference with the same frequency due to lesser bandwidth. Usage of UWB technology can overcome the above mentioned problems. This article discusses the implementation of UWB filter bank receiver front-end in FPGA, which serves the purpose in short range communication and accurate ranging. The receiver architecture consists of a filter bank followed by a down conversion stage that relaxes the analog-to-digital converter requirements in terms of input analog bandwidth. The methodology followed here is to design receiver’s architecture in Simulink, conversion of Simulink model to HDL code, and verifying the same using Xilinx. Finally the HDL code is downloaded in FPGA, which imitates the functionality of filter bank receiver architecture. Further, output of receiver can be fed to ADCs, upon performing some DSP on ADC output, location of an object or a person can be tracked.

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Implementation of UWB Receiver Front-End in FPGA

  • Aravinda Koithyar,
  • S. Arun,
  • K. Bhaskar

摘要

Nowadays most commonly used technology for communication is the narrowband technology, which got less accuracy over tracking of precise location and more chances of signal interference with the same frequency due to lesser bandwidth. Usage of UWB technology can overcome the above mentioned problems. This article discusses the implementation of UWB filter bank receiver front-end in FPGA, which serves the purpose in short range communication and accurate ranging. The receiver architecture consists of a filter bank followed by a down conversion stage that relaxes the analog-to-digital converter requirements in terms of input analog bandwidth. The methodology followed here is to design receiver’s architecture in Simulink, conversion of Simulink model to HDL code, and verifying the same using Xilinx. Finally the HDL code is downloaded in FPGA, which imitates the functionality of filter bank receiver architecture. Further, output of receiver can be fed to ADCs, upon performing some DSP on ADC output, location of an object or a person can be tracked.