This paper introduces a high-voltage output-capacitorless voltage regulator designed for fast transient response to supply switching loads digital blocks directly from the high-voltage power rail. The proposed solution based on the current buffer Miller compensation, achieves a load current transient response of about \(1.6 \textrm{ns}\) and reduces silicon area by a factor of 2.25 compared to a high-voltage Flipped Voltage Follower-based topology.

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

A High-Voltage LDO Voltage Regulator Featuring Enhanced Transient Response and Reduced Area

  • Jacopo Serra,
  • Franco Fiori

摘要

This paper introduces a high-voltage output-capacitorless voltage regulator designed for fast transient response to supply switching loads digital blocks directly from the high-voltage power rail. The proposed solution based on the current buffer Miller compensation, achieves a load current transient response of about \(1.6 \textrm{ns}\) and reduces silicon area by a factor of 2.25 compared to a high-voltage Flipped Voltage Follower-based topology.