Scholarlink

<p>As the requirements of LiDAR for data processing volume, ranging accuracy, and anti-interference capability continue to rise, significant transformations have occurred in recent years in the system architecture, data flow design, and algorithm modules of LiDAR receiver chips. This paper reviews the current design status of direct Time-of-Flight (dToF) ranging sensor chips, focusing on three key aspects for systematic summarization: first, innovations in ranging methods, covering two novel technical schemes, namely histogram-free and variable histogram resolution; second, anti-interference and accuracy optimization, including the chip’s suppression of ambient light, mitigation of inter-LiDAR interference, and calibration methods for ranging accuracy; third, comprehensive design optimization of chip Power, Performance, and Area (PPA). Finally, several targeted improvement suggestions are put forward to address existing design bottlenecks, providing references for the subsequent research and development of ToF ranging sensor chips.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

A review of SPAD array chip design for direct time-of-flight LiDAR

  • 期刊论文

  • 出版模式：

    开放获取

  • 发表日期：

    2026年3月17日

查看全文
  • Lianghua Mo,
  • Shihua Huang,
  • Yi Yang,
  • Tian-Ling Ren

摘要

As the requirements of LiDAR for data processing volume, ranging accuracy, and anti-interference capability continue to rise, significant transformations have occurred in recent years in the system architecture, data flow design, and algorithm modules of LiDAR receiver chips. This paper reviews the current design status of direct Time-of-Flight (dToF) ranging sensor chips, focusing on three key aspects for systematic summarization: first, innovations in ranging methods, covering two novel technical schemes, namely histogram-free and variable histogram resolution; second, anti-interference and accuracy optimization, including the chip’s suppression of ambient light, mitigation of inter-LiDAR interference, and calibration methods for ranging accuracy; third, comprehensive design optimization of chip Power, Performance, and Area (PPA). Finally, several targeted improvement suggestions are put forward to address existing design bottlenecks, providing references for the subsequent research and development of ToF ranging sensor chips.