Scholarlink

<p>This paper presents a nine-level switched-capacitor (SC) based on ANPC inverter structure, where efficiency, compactness, and reliability are essential. Unlike conventional ANPC-based and previously reported SC topologies, the proposed structure suppresses the hard charging issue in SCs by inserting an inductor in the charging path, effectively reducing peak charging currents and associated switch stress. The inverter achieves natural self-starting and self-voltage-balancing of capacitors without additional circuitry, while requiring fewer active switches in the conduction path. These features lead to reduced component count, and minimized power losses. A peak efficiency of 96.9% is obtained at a rated power of 0.3&#xa0;kW. Experimental verification confirms the theoretical predictions, demonstrating stable capacitor voltage under varying load conditions and modulation indices. Comparative analysis highlights the superiority of the proposed topology over existing SCMLIs in terms of efficiency, charging current suppression, and reduced component requirements.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

A nine-level switched-capacitor multilevel inverter based on ANPC topology with optimized component count and suppressed charging current

  • 期刊论文

  • 出版模式：

    开放获取

  • 发表日期：

    2026年1月13日

查看全文
  • Ahmed Awadelseed,
  • Arkadiusz Lewicki,
  • Charles Odeh,
  • Atif Iqbal

摘要

This paper presents a nine-level switched-capacitor (SC) based on ANPC inverter structure, where efficiency, compactness, and reliability are essential. Unlike conventional ANPC-based and previously reported SC topologies, the proposed structure suppresses the hard charging issue in SCs by inserting an inductor in the charging path, effectively reducing peak charging currents and associated switch stress. The inverter achieves natural self-starting and self-voltage-balancing of capacitors without additional circuitry, while requiring fewer active switches in the conduction path. These features lead to reduced component count, and minimized power losses. A peak efficiency of 96.9% is obtained at a rated power of 0.3 kW. Experimental verification confirms the theoretical predictions, demonstrating stable capacitor voltage under varying load conditions and modulation indices. Comparative analysis highlights the superiority of the proposed topology over existing SCMLIs in terms of efficiency, charging current suppression, and reduced component requirements.