Scholarlink

<p>IEEE Standards 519 and P1547 enforce strict limits on the harmonics, phase, and frequency variation in grid-connected inverter outputs. Optimally designed phase-locked loops (PLLs) are essential for synchronizing inverters with the grid to satisfy these standards. Various PLL methods have been proposed, but their performances are degraded in the presence of DC offsets and grid harmonics. This paper proposes a novel digital lock-in amplifier PLL (DLA-PLL) to address these challenges. The DLA-PLL utilizes a robust phase-sensitive detector (PSD), making it immune to harmonics and DC offsets except at the fundamental frequency. Simulations and experiments demonstrate the superiority of the proposed DLA-PLL over six conventional PLL methods under highly distorted grid conditions and power-quality events.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

A novel PLL technique using digital lock-in amplifier under distorted grid conditions

  • 期刊论文

  • 发表日期：

    2026年1月5日

查看全文
  • Muhammad Noman Ashraf,
  • Reyyan Ahmad Khan,
  • Abdul Shakoor Akram,
  • Woojin Choi

摘要

IEEE Standards 519 and P1547 enforce strict limits on the harmonics, phase, and frequency variation in grid-connected inverter outputs. Optimally designed phase-locked loops (PLLs) are essential for synchronizing inverters with the grid to satisfy these standards. Various PLL methods have been proposed, but their performances are degraded in the presence of DC offsets and grid harmonics. This paper proposes a novel digital lock-in amplifier PLL (DLA-PLL) to address these challenges. The DLA-PLL utilizes a robust phase-sensitive detector (PSD), making it immune to harmonics and DC offsets except at the fundamental frequency. Simulations and experiments demonstrate the superiority of the proposed DLA-PLL over six conventional PLL methods under highly distorted grid conditions and power-quality events.