Scholarlink

<p>The detailed design of ternary logic schematics is proposed in this study. The ternary logics offer fast computations, reduced chip size and reduced interconnect complexity compared to conventional binary logics. Hence, ternary logic allows lower complex, high performance and power efficient schematics for the future integrated circuits (ICs). A novel methodology is proposed in this work to develop ternary schematics with the graphene nanoribbon field effect transistors (GNRFETs). The complicated schematics like adder and multiplier are designed in this paper. These schematics are designed using the 3:1 multiplexers to improve the performance. The proposed schematics are simulated in HSPICE for functional verification and performance analysis. The various performances including delay, power and power delay product (PDP) are investigated for proposed schematics. Furthermore, performance of the proposed GNRFET designs are compared with carbon nanotube FET (CNTFET) designs. It is investigated that proposed designs shows the enhanced performance up to 53.18% over the conventional CNTFET based designs.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Design of GNRFET Based Ternary Half Adder and Multiplier Schematics Using Multiplexers

  • 期刊论文

  • 发表日期：

    2025年10月10日

查看全文
  • T. Kishore,
  • P. Venkatramana

摘要

The detailed design of ternary logic schematics is proposed in this study. The ternary logics offer fast computations, reduced chip size and reduced interconnect complexity compared to conventional binary logics. Hence, ternary logic allows lower complex, high performance and power efficient schematics for the future integrated circuits (ICs). A novel methodology is proposed in this work to develop ternary schematics with the graphene nanoribbon field effect transistors (GNRFETs). The complicated schematics like adder and multiplier are designed in this paper. These schematics are designed using the 3:1 multiplexers to improve the performance. The proposed schematics are simulated in HSPICE for functional verification and performance analysis. The various performances including delay, power and power delay product (PDP) are investigated for proposed schematics. Furthermore, performance of the proposed GNRFET designs are compared with carbon nanotube FET (CNTFET) designs. It is investigated that proposed designs shows the enhanced performance up to 53.18% over the conventional CNTFET based designs.