Scholarlink

<p>The integration of solar PV systems into the power grid has gained significant attention due to the rising demand for renewable energy sources and the imperative to combat climate change. Proper synchronization of a solar PV system with the grid is essential for ensuring effective and reliable operation. Phase-Locked Loops (PLLs) play a critical role in achieving this by meeting essential grid code requirements. Traditional PLLs, such as CTPLL, SOGI-PLL, DSOGI-PLL, EPLL, and ADPLL, are primarily designed for phase and frequency synchronization in grid-tied PV systems. However, they rely on external filtering methods (LC, LCL, APF) and advanced PWM strategies (SPWM, SVPWM) for THD mitigation, increasing overall system complexity. Despite their role in synchronization, their potential for harmonic mitigation remains largely unexplored. This paper proposes a Digital Phase-Locked Loop (DPLL) based on Backward Euler’s approximation to enhance power quality while ensuring accurate synchronization in grid-tied PV systems. The proposed DPLL is evaluated in MATLAB/Simulink under various operating conditions, including different load types (regular, nonlinear), varying irradiance levels, and both balanced and unbalanced grid faults. Compared to conventional PLLs, DPLL achieves significant THD reduction, ranging from 4.89% to 16.95% under normal and faulty conditions. Furthermore, with interharmonic distortions (75&#xa0;Hz, 125&#xa0;Hz) introduced, THD reduction improves to 37.7% – 52.51%, demonstrating superior robustness against power quality disturbances. Additionally, the proposed DPLL exhibits faster dynamic response, enhanced stability, and improved grid compliance, achieving a near-unity power factor (0.999), significantly outperforming conventional PLL methods. Importantly, these enhancements are achieved without requiring additional hardware, making DPLL a cost-effective, computationally efficient solution for real-time implementation in grid-tied PV systems.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Digital Phase-Locked Loops with Backward Euler Approximation for Harmonic Reduction in Solar PV Integration

  • 期刊论文

  • 发表日期：

    2025年7月28日

查看全文
  • R. Srilakshmi,
  • V. Chayapathy,
  • G. S. Anitha

摘要

The integration of solar PV systems into the power grid has gained significant attention due to the rising demand for renewable energy sources and the imperative to combat climate change. Proper synchronization of a solar PV system with the grid is essential for ensuring effective and reliable operation. Phase-Locked Loops (PLLs) play a critical role in achieving this by meeting essential grid code requirements. Traditional PLLs, such as CTPLL, SOGI-PLL, DSOGI-PLL, EPLL, and ADPLL, are primarily designed for phase and frequency synchronization in grid-tied PV systems. However, they rely on external filtering methods (LC, LCL, APF) and advanced PWM strategies (SPWM, SVPWM) for THD mitigation, increasing overall system complexity. Despite their role in synchronization, their potential for harmonic mitigation remains largely unexplored. This paper proposes a Digital Phase-Locked Loop (DPLL) based on Backward Euler’s approximation to enhance power quality while ensuring accurate synchronization in grid-tied PV systems. The proposed DPLL is evaluated in MATLAB/Simulink under various operating conditions, including different load types (regular, nonlinear), varying irradiance levels, and both balanced and unbalanced grid faults. Compared to conventional PLLs, DPLL achieves significant THD reduction, ranging from 4.89% to 16.95% under normal and faulty conditions. Furthermore, with interharmonic distortions (75 Hz, 125 Hz) introduced, THD reduction improves to 37.7% – 52.51%, demonstrating superior robustness against power quality disturbances. Additionally, the proposed DPLL exhibits faster dynamic response, enhanced stability, and improved grid compliance, achieving a near-unity power factor (0.999), significantly outperforming conventional PLL methods. Importantly, these enhancements are achieved without requiring additional hardware, making DPLL a cost-effective, computationally efficient solution for real-time implementation in grid-tied PV systems.