<p>This paper presents an ultra-low ripple and high-efficiency dual-output switched capacitor (<i>SC</i>) converter intended for wearable biomedical applications. Pulse-frequency modulation (<i>PFM</i>) and a multiphase interleaving technique are integrated with reduce output ripple and enhance efficiency, in comparison with individual methods. Real-time <i>PFM</i> adjustments of switching frequency in response to load variation actively compensate the coarse ripples, while interleaving minimizes fine ripples. Four sub-<i>SC</i>s are paralleled to design the main <i>SC</i> converter for multiphase interleaving, and the switching bit control provides two distinct output voltage levels. The <i>SC</i> converter, operating as a step-down, functions with two conversion ratios, 2/3 and 1/4, within an input voltage range of 1.1–1.5&#xa0;V. The output voltages of the converter are 800&#xa0;mV and 200&#xa0;mV, and the output current ranges are 500&#xa0;nA–320&#xa0;µA and 5&#xa0;nA–4&#xa0;µA, respectively. The proposed <i>SC</i> is simulated in <i>TSMC</i> 65&#xa0;nm<i> CMOS</i> technology, and occupies an area of 1.31&#xa0;mm<sup><i>2</i></sup>. The simulated results show a maximum power efficiency of 96.97% and an output power of 256.6&#xa0;µW from 1.2&#xa0;V input voltage.</p>

错误:搜索内容不能为空,请输入英文关键词
错误:关键词超出字数限制,请精简
高级检索

Combined Pulse-frequency Modulation and Multiphase Interleaving Techniques for Ultra-low Ripple in Dual-output Switched Capacitor Buck Converter in Wearable Systems

  • Zahra Rahiminezhad,
  • Ebrahim Abiri,
  • Sanaz Salem

摘要

This paper presents an ultra-low ripple and high-efficiency dual-output switched capacitor (SC) converter intended for wearable biomedical applications. Pulse-frequency modulation (PFM) and a multiphase interleaving technique are integrated with reduce output ripple and enhance efficiency, in comparison with individual methods. Real-time PFM adjustments of switching frequency in response to load variation actively compensate the coarse ripples, while interleaving minimizes fine ripples. Four sub-SCs are paralleled to design the main SC converter for multiphase interleaving, and the switching bit control provides two distinct output voltage levels. The SC converter, operating as a step-down, functions with two conversion ratios, 2/3 and 1/4, within an input voltage range of 1.1–1.5 V. The output voltages of the converter are 800 mV and 200 mV, and the output current ranges are 500 nA–320 µA and 5 nA–4 µA, respectively. The proposed SC is simulated in TSMC 65 nm CMOS technology, and occupies an area of 1.31 mm2. The simulated results show a maximum power efficiency of 96.97% and an output power of 256.6 µW from 1.2 V input voltage.