Scholarlink

<p>This work presents the design and analysis of a Step Tunneling Path (STP) TFET, aimed at enhancing tunneling control and making it suitable for low power applications. The device performance is evaluated under varying interface trap charge (ITC) densities ranging from 10¹² cm⁻² to 3 × 10¹² cm⁻² and temperature conditions from 300&#xa0;K to 500&#xa0;K. The DC analysis investigates the influence of positive and negative ITCs on transfer characteristics, energy band diagram shifts at ambipolar states, BTBT rate, and threshold voltage. Additionally, the effects of ITC concentration on AC parameters such as gate capacitance, transconductance, and cut-off frequency are examined. The study also includes a comprehensive evaluation of DC and RF/analog performance over the specified temperature range. The findings provide valuable insights into optimizing STP TFET performance and reliability for low-power electronic applications.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Investigating the effects of interface trap charges and temperature on n-type step tunneling path TFET

  • 期刊论文

  • 发表日期：

    2025年9月10日

查看全文
  • Jatismar Saha,
  • Manosh Protim Gogoi,
  • Bijit Choudhuri,
  • Rajesh Saha

摘要

This work presents the design and analysis of a Step Tunneling Path (STP) TFET, aimed at enhancing tunneling control and making it suitable for low power applications. The device performance is evaluated under varying interface trap charge (ITC) densities ranging from 10¹² cm⁻² to 3 × 10¹² cm⁻² and temperature conditions from 300 K to 500 K. The DC analysis investigates the influence of positive and negative ITCs on transfer characteristics, energy band diagram shifts at ambipolar states, BTBT rate, and threshold voltage. Additionally, the effects of ITC concentration on AC parameters such as gate capacitance, transconductance, and cut-off frequency are examined. The study also includes a comprehensive evaluation of DC and RF/analog performance over the specified temperature range. The findings provide valuable insights into optimizing STP TFET performance and reliability for low-power electronic applications.