Scholarlink

<p>Switched-capacitor multilevel inverters (SCMLIs) have garnered significant attention due to their ability to generate multiple voltage levels with fewer components and high efficiency. However, conventional MLIs often suffer from high switch count, complex control schemes, and challenges in balancing the DC-link capacitors. This paper proposes a novel nine-level SCMLI non-boosting topology that addresses these limitations through a reduced switch architecture with inherent voltage self-balancing. The topology achieves a nine-level output using only eight switches, two DC sources, and two capacitors, eliminating the need for auxiliary balancing circuits. The results confirm a low total harmonic distortion (THD) of 0.85%, an inverter efficiency of 98.6%, and the maximum blocking voltage of each switch combined has a value of 5.5 <InlineEquation ID="IEq1"> <InlineMediaObject> <ImageObject Color="BlackWhite" FileRef="202_2025_3211_Article_IEq1.gif" Format="GIF" Height="16" Rendition="HTML" Resolution="72" Type="Linedraw" Width="24" /> </InlineMediaObject> <EquationSource Format="TEX">\({V}_{dc}\)</EquationSource> <EquationSource Format="MATHML"><math> <msub> <mi>V</mi> <mrow> <mi mathvariant="italic">dc</mi> </mrow> </msub> </math></EquationSource> </InlineEquation> across all switches. The topology demonstrates robust dynamic performance under varying load conditions, ensuring compliance with stringent power quality standards. These attributes position the proposed topology as a cost-effective and high-performance solution for various applications, including renewable energy systems, grid-connected inverters, and electric vehicle powertrains.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

High-efficiency nine-level inverter using switched-capacitor technique with optimized switch count

  • 期刊论文

  • 发表日期：

    2025年6月19日

查看全文
  • Duaa Ali,
  • M. Arun Noyal Doss

摘要

Switched-capacitor multilevel inverters (SCMLIs) have garnered significant attention due to their ability to generate multiple voltage levels with fewer components and high efficiency. However, conventional MLIs often suffer from high switch count, complex control schemes, and challenges in balancing the DC-link capacitors. This paper proposes a novel nine-level SCMLI non-boosting topology that addresses these limitations through a reduced switch architecture with inherent voltage self-balancing. The topology achieves a nine-level output using only eight switches, two DC sources, and two capacitors, eliminating the need for auxiliary balancing circuits. The results confirm a low total harmonic distortion (THD) of 0.85%, an inverter efficiency of 98.6%, and the maximum blocking voltage of each switch combined has a value of 5.5 \({V}_{dc}\) V dc across all switches. The topology demonstrates robust dynamic performance under varying load conditions, ensuring compliance with stringent power quality standards. These attributes position the proposed topology as a cost-effective and high-performance solution for various applications, including renewable energy systems, grid-connected inverters, and electric vehicle powertrains.