Scholarlink

<p>With the rise of sophisticated cyber threats, robust data hiding techniques are essential for secure image communication. This paper presents a novel Analog-domain steganographic algorithm based on a Pseudo-Memristive system, which emulates memristor-like resistance modulation using semiconductor devices such as Junction Field Effect Transistors (JFETs) and p-n junctions. Unlike conventional digital steganography methods, our technique leverages device-specific resistive states to embed information, making detection and unauthorized extraction significantly more difficult. This work proposes a hardware-ready, highly imperceptible, and efficient steganographic solution that outperforms the conventional steganography techniques, paving the way for secure, real-world image communication and future hardware implementations. Experimental results on standard datasets and across multiple image formats (JPEG, PNG, TIFF) demonstrate the superiority of the proposed system. It achieves a payload capacity of up to 24 bits per pixel, having Red, Green and Blue (RGB) frames, Peak Signal-to-Nosie Ratio (PSNR) ranging 30–43 dB, Structural Similarity Index (SSIM) up to 0.9997, and Mean Squared Error (MSE) as low as 0.00004. These results provide an optimum solution when compared to existing techniques. The analog nature of the proposed steganography technique ensures format-agnostic performance and high resistance to steganalysis.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Enhancing Image Security Using Pseudo-Memristive-Based Steganography

  • 期刊论文

  • 发表日期：

    2025年9月9日

查看全文
  • Shikha Khurana,
  • Vandana Khanna,
  • Shaveta Arora,
  • Neeraj Kumar Shukla,
  • Mainak Basu

摘要

With the rise of sophisticated cyber threats, robust data hiding techniques are essential for secure image communication. This paper presents a novel Analog-domain steganographic algorithm based on a Pseudo-Memristive system, which emulates memristor-like resistance modulation using semiconductor devices such as Junction Field Effect Transistors (JFETs) and p-n junctions. Unlike conventional digital steganography methods, our technique leverages device-specific resistive states to embed information, making detection and unauthorized extraction significantly more difficult. This work proposes a hardware-ready, highly imperceptible, and efficient steganographic solution that outperforms the conventional steganography techniques, paving the way for secure, real-world image communication and future hardware implementations. Experimental results on standard datasets and across multiple image formats (JPEG, PNG, TIFF) demonstrate the superiority of the proposed system. It achieves a payload capacity of up to 24 bits per pixel, having Red, Green and Blue (RGB) frames, Peak Signal-to-Nosie Ratio (PSNR) ranging 30–43 dB, Structural Similarity Index (SSIM) up to 0.9997, and Mean Squared Error (MSE) as low as 0.00004. These results provide an optimum solution when compared to existing techniques. The analog nature of the proposed steganography technique ensures format-agnostic performance and high resistance to steganalysis.