Scholarlink

<p>A fifth-order delta-sigma modulator with low power consumption, high speed, and accuracy is designed and simulated systematically and as circuitry. The proposed structures are implemented in MATLAB and HSPICE using technology parameters (0.18&#xa0;µm CMOS TSMC). The final structure employs an IIR filter as an upgraded NTF-relevant structure. Many popular structures use a lot of power due to their incorporation of two integrators and an IIR filter placed after or before the IIR filter. Therefore, in the proposed structure, the number of integrators is reduced to one. The dual sampling technique is used in the modulators’ structure to increase speed. In each configuration, the NTF equation is considered as an FIR filter. The structure seeks to optimally combine integrators and IIR filters with delta-sigma modulators. To enhance the stability of delta-sigma modulators, the NTF transfer function is finally converted from an FIR to an IIR filter. The results for this delta-sigma structure are as follows: sampling frequency: 12.5&#xa0;MHz, oversampling ratio: 8, signal-to-noise ratio: 82&#xa0;dB, dynamic range: 90.2&#xa0;dB, bandwidth: 4.7&#xa0;MHz for the system model and 4.5&#xa0;MHz for the circuit model, and power consumption: 56.6 mW for the system model and 62.7 mW for the circuit model.</p>

错误：搜索内容不能为空，请输入英文关键词
错误：关键词超出字数限制，请精简
高级检索

Designing a Delta-Sigma Modulator with Low Power Consumption and High Accuracy and Speed Using IIR Filter as NTF Relevant Structure

  • 期刊论文

  • 发表日期：

    2025年5月21日

查看全文
  • Seyyed Ali Eslami,
  • Farhad Razaghian,
  • Amir Amirabadi

摘要

A fifth-order delta-sigma modulator with low power consumption, high speed, and accuracy is designed and simulated systematically and as circuitry. The proposed structures are implemented in MATLAB and HSPICE using technology parameters (0.18 µm CMOS TSMC). The final structure employs an IIR filter as an upgraded NTF-relevant structure. Many popular structures use a lot of power due to their incorporation of two integrators and an IIR filter placed after or before the IIR filter. Therefore, in the proposed structure, the number of integrators is reduced to one. The dual sampling technique is used in the modulators’ structure to increase speed. In each configuration, the NTF equation is considered as an FIR filter. The structure seeks to optimally combine integrators and IIR filters with delta-sigma modulators. To enhance the stability of delta-sigma modulators, the NTF transfer function is finally converted from an FIR to an IIR filter. The results for this delta-sigma structure are as follows: sampling frequency: 12.5 MHz, oversampling ratio: 8, signal-to-noise ratio: 82 dB, dynamic range: 90.2 dB, bandwidth: 4.7 MHz for the system model and 4.5 MHz for the circuit model, and power consumption: 56.6 mW for the system model and 62.7 mW for the circuit model.